

Low Offset Voltage, Low Noise, 7 MHz High Precision JFET Op Amps

Features

Low Offset Voltage: 75 μV max

• Low Offset Voltage Drift: 0.5 μV/°C typical

2 µV/°C max

• Low Input Bias Current: 25 pA

Low Noise: 10 nV/√Hz @ 1 kHz

0.1 Hz to 10 Hz 1.75 $\mu V_{\text{P-P}}$

Bandwidth: 7 MHzSlew Rate: 35 V/µS

Fast settling time: 560 ns to 0.01%Supply Current: 2 mA per amplifier

Supply Voltage: ±4.5 V to ±15 V or 9 V to 30 V
 Specified Temperature Range: -40 °C to +125 °C

Applications

Multipole filters

Precision current measurement

Photodiode amplifiers

Instrumentation

Sensors Interface

Audio

Typical Application




Figure 1. Photodiode amplifier

General Description

ZJA3512 family are dual- and quad- precision JFET amplifiers that feature low offset voltage, low input bias current, low input voltage noise and low input current noise. ZJA3512's offset voltage is guaranteed to be within 75 μV , which is an order of magnitude better than traditional JFET op amps.

The combination of low offset, low noise, and very low input bias current makes these amplifiers especially suitable for high impedance sensor amplification and precise current measurement using shunts. The combination of DC precision, low noise, and fast settling time results in superior accuracy in medical instruments, electronic measurement, and automated test equipment. ZJA3512 family maintain their fast-settling performance even with substantial capacitive loads. Moreover, they do not suffer from output phase reversal when input voltages exceed the maximum common-mode voltage range.

Fast slew rate and excellent stability with capacitive load make ZJA3512 a perfect fit for high performance filters. Low input bias currents, low offset, and low noise result in a wide dynamic range of photodiode amplifier circuits. Low noise and distortion, high output current, and excellent speed make ZJA3512 a great choice for audio applications.

ZJA3512-2 is available in 8-lead narrow SOIC and 8-lead MSOP packages. Both of them are specified over the -40 °C to +125 °C extended industrial temperature range.

Typical Characteristics




Figure 2. Offset voltage histogram

Table of Contents

Features	1
Applications	1
General Description	1
Typical Application	1
Typical Characteristics	1
Table of Contents	2
Version (Release A)	3
Revision History	3
Pin Configurations and Function	4
Absolute Maximum Ratings	5
Thermal Resistance	5
Specifications	6
Typical Performance Characteristics	10
General Application Information	14

Output Phase Reversal	. 14
THD + Noise	. 14
Total Noise Including Source Resistors	. 15
Settling Time	. 15
Overload Recovery Time	. 15
Capacitive Load Drive	. 16
Open-Loop Gain and Phase Response	. 18
I-V Conversion Applications	. 19
Photodiode Circuits	. 19
Layout Guidance	. 21
Outline Information	. 22
Ordering Guide	. 23
Product Order Model	. 23
Related Parts	. 24

Version (Release A)¹

Revision History

May 2024——Release A

_

Information furnished by ZJW Microelectronics is believed to be accurate and reliable. However, no responsibility is assumed by ZJW Microelectronics for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of ZJW Microelectronics. Trademarks and registered trademarks are the property of their respective owners.

Pin Configurations and Function




Figure 3. ZJA3512-2 Pin Configuration (8-lead SOIC and MSOP)

Mnemonic	Pin No.	I/O¹	Description
OUTA	1	AO Channel A output	
-INA	2	Al	Channel A inverting input
+INA	3	Al	Channel A Non-inverting input
V-	4	Р	Negative power supply
+INB	5	Al	Channel B Non-inverting input
-INB	6	Al	Channel B inverting input
OUTB	7	AO	Channel B output
V+	8	Р	Positive power supply

4

¹ Al: Analog Input; P: Power; AO: Analog Output.

Absolute Maximum Ratings 1

Parameter	Rating
Supply Voltage	±18 V
Input Voltage	±Vs
Output Short-Circuit Duration to GND	Continuous
Operating Temperature Range	-40 °C to 125 °C
Storage Temperature Range	-65 °C to 150 °C
Junction Temperature Range	-65 °C to 150 °C
Lead Temperature, Soldering (10 sec)	300 °C
ESD Rating (ESD) ²	
Human Body Model (HBM) ³	2 kV
Charge Device Model (CDM) ⁴	1.5 kV

Thermal Resistance 5

Package Type	θ _{JA}	θ _{JC}	Unit
8-lead SOIC	158	43	°C/W
8-lead MSOP	190	44	°C/W

¹ These ratings apply at 25 °C, unless otherwise noted.

Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.

² Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry,

damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

³ ANSI/ESDA/JEDEC JS-001 Compliant

⁴ ANSI/ESDA/JEDEC JS-002 Complaint

⁵ θ_{JA} addresses the conditions for soldering devices onto circuit boards to achieve surface mount packaging.

Specifications

The \bullet denotes the specification which apply over the full operating temperature range, otherwise specifications are at V_S=±5 V, V_{CM}=0 V, T_A=25 °C, unless otherwise noted.

Parameter	Symbol	Conditions		Min	Тур	Max	Unit
INPUT CHARACTERISTICS							
		B Grade			30	350	μV
Offact Voltage	Vos	b Grade	•			800	μV
Offset Voltage	Vos	A Crade			200	600	μV
		A Grade	•			1.5	mV
Offset Voltage Drift	A\/ /AT	B Grade			0.5	4	μV/°C
Offset Voltage Drift	ΔV _{OS} /ΔT	A Grade			4	10	μV/°C
					25	80	pA
Input Bias Current	I _B	-40 °C <t<sub>A<+85 °C</t<sub>				0.7	nA
		-40 °C <t<sub>A< +125 °C</t<sub>	•			10	nA
					5		pA
Input Offset Current	los	-40 °C <t<sub>A<+85 °C</t<sub>				0.05	nA
		-40 °C <t<sub>A<+125 °C</t<sub>	•			1	nA
Innut Conscitones		Differential			5.2		pF
Input Capacitance		Common-Mode			6		pF
Input Voltage Range	IVR			-13.5		+13	V
Common-Mode Rejection Ratio	CMRR	V _{CM} = -2.0 V to +2.5 V		90	113		dB
Large Signal Voltage Gain	A _{VO}	R_L =2 k Ω , V_O =±3 V, V_{CM} =0 V		96	100		dB
OUTPUT CHARACTERISTICS							
		R _L =10 kΩ	•	4.83	4.95		V
Output Voltage High	V _{OH}	R _L =2 kΩ	•	4.76	4.9		V
		R _L =600 Ω	•	4.55	4.8		V
		R _L =10 kΩ	•		-4.94	-4.82	V
Output Voltage Low	V _{OL}	R _L =2 kΩ	•		-4.91	-4.75	V
		R _L =600 Ω	•		-4.82	-4.55	V
Output Current	l _{OUT}		•	45	65		mA
Power Supply							
Supply Current per Amplifier	Is		•		1.9	2.1	mA

Parameter	Symbol	ymbol Conditions		Тур	Max	Unit
Power Supply Rejection Ratio	PSRR	Vs=±4.5 V to ±18 V	90	112		dB
DYNAMIC PERFORMANCE						
Slew Rate	SR	R _L =2 kΩ		35		V/µs
Gain Bandwidth Product	GBP			7		MHz
Calling Time	1	To 0.1%, G=+1, 0 V to 4 V Step		0.25		μs
Settling Time	t _S	To 0.01%, G=+1, 0 V to 4 V Step		0.56		μs
THD + Noise	THD+N	1 kHz, G=+1, R _L =2 kΩ		0.0003		%
Phase Margin	Фм			59		Degree
NOISE PERFORMANCE						
		f=10 Hz		52.7		nV/√Hz
Vallana Naisa Danaita		f=100 Hz		20		nV/√Hz
Voltage Noise Density	e n	f=1 kHz		10		nV/√Hz
		f=10 kHz		9.7		nV/√Hz
Peak-to-Peak Voltage Noise	e nP-P	0.1 Hz to 10 Hz Bandwidth		1.75		μV _{P-P}


The \bullet denotes the specification which apply over the full operating temperature range, otherwise specifications are at $V_S = \pm 15 \text{ V}$, $V_{CM} = 0 \text{ V}$, $T_A = 25 \text{ }^{\circ}\text{C}$, unless otherwise noted.


Parameter	Symbol	Conditions		Min	Тур	Max	Unit
INPUT CHARACTERISTICS							
		D 0 1			30	75	μV
Office t Valtage		B Grade	•			200	μV
Offset Voltage	Vos	A Grade			200	500	μV
		A Grade	•			1	mV
Officet Voltage Drift	A\/ /AT	B Grade			0.5	2	μV/°C
Offset Voltage Drift	ΔV _{OS} /ΔT	A Grade			4	8	μV/°C
					25	80	pA
Input Bias Current	I _B	-40 °C <t<sub>A<+85 °C</t<sub>				0.7	nA
		-40 °C <t<sub>A<+125 °C</t<sub>	•			10	nA
					5		pА
Input Offset Current	los	-40 °C <t<sub>A<+85 °C</t<sub>				0.05	nA
		-40 °C <t<sub>A<+125 °C</t<sub>	•			1	nA
Input Capacitance		Differential			5.2		pF
		Common-Mode			6		pF
Input Voltage Range	IVR			-13.5		+13	V
Common-Mode Rejection Ratio	CMRR	V _{CM} =-12.5 V to +12.5 V		90	116		dB
Large Signal Voltage Gain	A _{VO}	$R_L=2 \text{ k}\Omega, V_O=\pm 13.5 \text{ V}, V_{CM}=0 \text{ V}$		96	104		dB
OUTPUT CHARACTERISTICS							
		R _L =10 kΩ	•	14.8	14.92		V
Output Valtage High	V	R _L =2 kΩ	•	14.6	14.8		V
Output Voltage High	V _{OH}	D -600 O		14.1	14.4		V
		R _L =600 Ω	•	11			V
		R _L =10 kΩ	•		-14.91	-14.8	V
Output Voltage Low	,,	R _L =2 kΩ	•		-14.82	-14.6	V
	V _{OL}	D -000 O			-14.57	-14.4	V
		R _L =600 Ω	•			-14	V
Output Current	I _{OUT}		•	45	65		mA
Power Supply							
Supply Current per Amplifier	Is	V _O =0 V	•		2	2.2	mA


Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Power Supply Rejection Ratio	PSRR	Vs=±4.5 V to ±18 V	90	112		dB
DYNAMIC PERFORMANCE						
Slew Rate	SR	R _L =2 kΩ		35		V/µs
Gain Bandwidth Product	GBP			7		MHz
Calling Time		To 0.1%, G=+1, 0 V to 10 V Step		0.39		μs
Settling Time	ts	To 0.01%, G=+1, 0 V to 10 V Step		0.56		μs
THD + Noise	THD+N	1 kHz, G=+1, R _L =2 kΩ		0.0003		%
Phase Margin	Фм			63		Degree
NOISE PERFORMANCE						
		f=10 Hz		52.7		nV/√Hz
Valtara Najaa Danaitu		f=100 Hz		20		nV/√Hz
Voltage Noise Density	e _n	f=1 kHz		10		nV/√Hz
		f=10 kHz		9.7		nV/√Hz
Peak-to-Peak Voltage Noise	e _{nP-P}	0.1 Hz to 10 Hz Bandwidth		1.75		μV _{P-P}


Typical Performance Characteristics

Unless otherwise stated, T_A=25 °C, V_S= ± 15 V, R_L=2 k Ω .









General Application Information

Output Phase Reversal

Phase reversal is a change of polarity in the transfer function of the amplifier. This can occur when the voltage applied at the input of an amplifier exceeds the maximum common-mode voltage. Phase reversal can cause permanent damage to the device and may result in system lockups. The ZJA3512-2 do not exhibit phase reversal when input voltages are beyond the supplies.




Figure 26. No phase reversal

THD + Noise

ZJA3512 features low total harmonic distortion (THD) and excellent gain linearity, making these amplifiers a great choice for precision circuits with high closed-loop gain and for audio application circuits. Figure 27 demonstrates that when configured with positive unity gain (the worst case) and driving a 100 k Ω load, the total distortion and noise of ZJA3512 is approximately 0.0003%.




Figure 27. THD+N vs. Frequency

Total Noise Including Source Resistors

The low input current noise and input bias current of the ZJA3512 make it the ideal amplifier for circuits with substantial input source resistance. Input offset voltage increases by less than 15 nV per 500 Ω of source resistance at room temperature. The total noise density of the circuit is

$$e_{nTOTAL} = \sqrt{e^{n^2} + (i_n R_s)^2 + 4kTR_s}$$

Where:

e_n is the input voltage noise density of the parts.

in is the input current noise density of the parts.

R_S is the source resistance at the noninverting terminal.

K is Boltz man's constant (1.38 \times 10⁻²³ J/K).

Tis the ambient temperature in Kelvin (T=273+°C).

For R_S< 3.9 k Ω , e_n dominates and e_{nTOTAL} \approx e_{n.}

The current noise of the ZJA3512 is so low that its contribution does not become a significant term unless R_S is greater than 165 M Ω , an impractical value for most applications.

The total equivalent rms noise over a specific bandwidth is expressed as:

$$e_{nTOTAL} = e_{nTOTAL} \sqrt{BW}$$

Where BW is the bandwidth in Hertz.

Note that the above analysis is valid for frequencies larger than 300 Hz and assumes flat noise above 10 kHz. For lower frequencies, flicker noise (1/f) must be considered.

Settling Time

Settling time is the time required for the amplifier output to reach a stable state and remain within a percentage of its step value. The pulse has been applied to the input terminal. Thanks to its impressive slew rate of 35 V/µs, ZJA3512 settles to within 0.01% in less than 560 ns, for a 10 V step in positive unity gain. This makes it an excellent choice as a buffer at the output of DACs whose settling time is typically less than 1 µs.

In addition to fast settling time and fast slew rate, the low offset voltage drift and input offset current of ZJA3512 allows full accuracy of a 16-bit converter over the entire operating temperature range.

Overload Recovery Time

Overload recovery, also known as overspeed recovery, refers to the time it takes the output of an amplifier to recover from a saturated condition to its linear region. This recovery time is particularly long, which is crucial for the application of amplifiers that must promptly response to small signal in the presence of excessive large transient. Figure 28 shows the positive overload recovery of ZJA3512. The output recovers from saturation within approximately 440 ns.




Figure 28. Positive Overload Recovery

The negative overdrive recovery time is also approximately 440 ns as shown in Figure 29. In addition to the fast recovery time, ZJA3512 show excellent positive and negative recovery time symmetry. This is an important feature of transient signal rectification, as the output signal is kept equally undistorted throughout any given period.




Figure 29. Negative Overload Recovery

Capacitive Load Drive

ZJA3512 is unconditionally stable under all gains in both inverted and non-inverting configurations. It is capable of driving up to 1000 pF capacitive load, without oscillation under positive unity gain configuration (worst case configuration). However, as with most amplifiers, driving larger capacitive loads in a unity gain configuration may cause excessive overshoot and/or ringing, or even oscillation. A simple snubber network reduces the amount of overshoot and ringing significantly. The advantage of this configuration is that the output swing of the amplifier will not decrease, as R_S is located outside the feedback loop.





Figure 30. Snubber Network Configuration

Figure 31 shows a scope plot of the output of ZJA3512 in response to a 400 mV pulse. The circuit is configured as unity gain (worst case), with a load capacitance of 500 pF, and no ringing is observed at the output. As a comparison, one popular JFET amplifier from competitor demonstrates excessive ringing under the same condition, as shown in Figure 32. This confirms the outstanding stability margin of ZJA3512.






Figure 31. ZJA3512 Directly Driving Large Capacitive Load

Figure 32. Competitor JFET Amplifier Driving Capacitive Load

However, further increase of capacitive load eventually undermines stability and leads to ringing as shown in Figure 33 for Cload of 1 nF. By adding a simple snubber network, it is able to eliminate the ringing as displayed in Figure 34.




Figure 33. Direct Capacitive Load Drive of 1 nF




Figure 34. Capacitive Load Drive of 1 nF with Snubber

The optimal values of R_S and C_S depend on the load capacitance and input capacitance of ZJA3512, which is summarized in Table 1.

C _{LOAD}	R _S (Ω)	Cs
1 nF	100	10 nF
2 nF	50	10 nF
5 nF	20	10 nF

Table 1. Optimum Values for Capacitive Loads

Open-Loop Gain and Phase Response

In addition to impressive low noise, low offset voltage and offset current, ZJA3512 has excellent loop gain and phase response even when driving heavy resistive or capacitive load. Compare them to competitor JFET amplifier mentioned above in Figure 35 and Figure 36. When the output is loaded with 2.5 k Ω resistor, ZJA3512 has unity gain frequency of 7 MHz and a phase margin of 63° while the competitor 8 MHz and 52°. Although the competitor is of higher bandwidth, ZJA3512 is much more stable, showing much less peaking in transient response and thus much faster settling time.




Figure 35. Frequency Response of ZJA3512




Figure 36. Frequency Response of Competitor JFET Amplifier

I-V Conversion Applications

Photodiode Circuits

Common applications for I-V conversion include photodiode circuits, where the amplifier is used to convert a current, generated by a photo diode placed at the inverting input terminal, into an output voltage.

ZJA3512's low input bias current, wide bandwidth, and low noise make it an excellent choice for various photodiode applications, including fiber optic controls, motion sensors, and bar code readers.

The circuit shown in Figure 37 uses a silicon diode with zero bias voltage. This is known as a Photovoltaic Mode; this configuration limits the overall noise and is suitable for instrumentation applications.




Figure 37. Equivalent Preamplifier Photodiode Circuit

A larger signal bandwidth can be attained at the expense of additional output noise. The total input capacitance (Ct) consists of the sum of the diode capacitance (typically 3 pF to 4 pF) and the amplifier's input capacitance (12 pF), which includes external parasitic capacitance. Ct creates a pole in the frequency response, which may lead to an unstable system. To ensure stability and optimize the bandwidth of the signal, a capacitor is placed in the feedback loop of the circuit shown in Figure 37. It creates a zero and yields a bandwidth whose corner frequency is $1/(2\pi(R_2Cf))$.

The value of R_2 can be determined by the ratio V/I_D, where V is the desired output voltage of the op amp and I_D is the diode current. For example, if I_D is 100 μ A and a 10 V output voltage is desired, R_2 should be 100 $k\Omega$. Rd is a junction resistance that drops typically by a factor of 2 for every 10 °C increase in temperature. A typical value for Rd is 1000 M Ω . Since Rd>>R₂, the circuit behavior is not impacted by the effect of the junction resistance. The maximum signal bandwidth is

$$f_{MAX} = \sqrt{\frac{ft}{2\pi R_2 Ct}}$$

where ft is the unity gain frequency of the amplifier.

Using the parameters above, Cf \approx 1 pF, which yields a signal bandwidth of about 2.6 MHz.

$$Cf = \sqrt{\frac{Ct}{2\pi R_2 f t}}$$

where ft is the unity gain frequency of the op amp, achieves a phase margin, Φm, of approximately 45°.

A higher phase margin can be obtained by increasing the value of Cf. Setting Cf to twice the previous value yields approximately Φ_m =65° and a maximally flat frequency response, but reduces the maximum signal bandwidth by 50%.

Crosstalk

Crosstalk, also known as channel separation, measures the signal feedthrough from one channel to another. The channel separation of ZJA3512 is better than -100 dB at frequencies below 10 kHz, and higher than -55 dB at frequencies above 10 MHz. Figure 38 shows the typical channel separation behavior between the two amplifiers in ZJA3512-2.




Figure 38. Crosstalk Test Circuit




Figure 39. Dual Channel Crosstalk

Layout Guidance

For optimized performances of the device, good PCB layout practices are recommended, including:

Noise may be conducted into the analog circuit through the op amp supply pins, using the low ESR 0.1 µF ceramic capacitor as
decoupling capacitor. Put it as close as possible to the power pin can effectively reduce the noise caused by the power supplies.

- Normally input trace is more sensitive, keep the trace as short as possible. In order to reduce the noise of parasitic coupling, keep the input signals far from the power supply and/or outputs. If this is not possible, the sensitive traces should be perpendicular to others, so that the noise coupled through the parasitic capacitance can be as small as possible.
- If the it is high impedance signal source, it is necessary to design a guard ring. Guard rings can significantly reduce leakage currents from nearby traces that are at different potentials.
- Place the peripheral components as close as possible to the pins of the op amp, such as placing R_F, C_F and R_G. And delete the PCB ground plane below the inverting input to minimize parasitic capacitance.
- For best leakage performance, it is recommended to clean the PCBA after soldering and baking at 85°C for 30 minutes to remove any potential moisture from the package.
- In addition, separate grounding of the analog and digital parts of the circuit is one of the simplest and most effective noise suppression methods. When designing the PCB, plan the layout of the ground current return paths of the analog and digital parts so that the ground current return paths do not interfere each other. Using one or more layers of the multi-layer PCB as the ground also helps to reduce the ground impedance and noise.

Outline Information




Figure 40. 8-Lead SOIC Package Dimensions shown in millimeters





Figure 41. 8-Lead MSOP Package Dimensions shown in millimeters

Ordering Guide

Model	Channels	Package	Orderable Device	Temperature Range (°C)	External Package
		SOIC-8	ZJA3512-2BSABT	-40 to +125	Tube
		SOIC-8	ZJA3512-2BSABR	-40 to +125	13" Reel
		SOIC-8	ZJA3512-2ASABT	-40 to +125	Tube
ZJA3512-2	2	SOIC-8	ZJA3512-2ASABR	-40 to +125	13" Reel
ZJA351Z-Z	2	MSOP-8	ZJA3512-2BUABT	-40 to +125	Tube
		MSOP-8	ZJA3512-2BUABR	-40 to +125	13" Reel
		MSOP-8	ZJA3512-2AUABT	-40 to +125	Tube
		MSOP-8	ZJA3512-2AUABR	-40 to +125	13" Reel

Product Order Model



Related Parts

Part Number	Description	Comments
ADC		
ZJC2020	20-bit 350 kSPS SAR ADC	Fully differential input, SINAD 101.4 dB, THD -118 dB
ZJC2000/2010	18-bit 400 kSPS/200 kSPS SAR ADC	Fully differential input, SINAD 99.3 dB, THD -113 dB
ZJC2001/2011	16-bit 500 kSPS/250 kSPS SAR ADC	Fully differential input, SINAD 95.3 dB, THD -113 dB
ZJC2002/2012	16-bit 500 kSPS/250 kSPS SAR ADC	Pseudo-differential unipolar input, SINAD 91.7 dB, THD -105 dB
ZJC2003/2013	10 3 11 3 10 10 10 10 10 10 10 10 10 10 10 10 10	Pseudo-differential bipolar input, SINAD 91.7 dB, THD -105 dB
ZJC2004/2014 ZJC2005/2015	18-bit 400 kSPS/200 kSPS SAR ADC	Pseudo-differential unipolar input, SINAD 94.2 dB, THD -105 dB Pseudo-differential bipolar input, SINAD 94.2 dB, THD -105 dB
ZJC2007/2017	14-bit 600 kSPS/300 kSPS SAR ADC	Pseudo-differential unipolar input, SINAD 85 dB, THD -105 dB
ZJC2008/2018	40 hit 400 hCDC/200 hCDC 4 ah differential CAD ADC CIN	Pseudo-differential bipolar input, SINAD 85 dB, THD -105 dB
ZJC2100/1-18 ZJC2100/1-16	18-bit 400 kSPS/200 kSPS 4-ch differential SAR ADC, SIN, 16-bit 500 kSPS/250 kSPS 4-ch differential SAR ADC, SIN,	
ZJC2100/1-10	18-bit 400 kSPS/200 kSPS 8-ch pseudo-differential SAR ADC, SIN/	
ZJC2102/3-16	16-bit 500 kSPS/250 kSPS 8-ch pseudo-differential SAR Al	
ZJC2102/3-14	14-bit 600 kSPS/300 kSPS 8-ch pseudo-differential SAR Al	
ZJC2104/5-18	18-bit 400 kSPS/200 kSPS 4-ch pseudo-differential SAR AI	
ZJC2104/5-16	16-bit 500 kSPS/250 kSPS 4-ch pseudo-differential SAR Al	
DAC		
ZJC2541-18/16/14	18/16/14-bit 1 MSPS single channel DAC with	Power on reset to 0 V (ZJC2541) or V _{REF} /2 (ZJC2543), 1nV-S glitch, MSOP-10/8,
ZJC2543-18/16/14	unipolar output	SOIC-8, DFN-10 packages
ZJC2542-18/16/14	18/16/14-bit 1 MSPS single channel DAC with	Power on reset to 0 V (ZJC2542) or V _{REF} /2 (ZJC2544), 1nV-S glitch, SOIC-14,
ZJC2544-18/16/14	bipolar output	TSSOP-16, QFN-16 packages
Amplifier	Spoils Carpar	1000 to the publicages
Ampimer	Single / Duel/Oue d 26 V levy bice surrent presiden	2 MHz CDW 25 W/ may \/aa 0.5 W//90 may \/aa diift 25 n/ may lhiaa
ZJA3000-1/2/4	Single/Dual/Quad 36 V low bias current precision Op Amps	3 MHz GBW, 35 μV max Vos, 0.5 $\mu V/^{\circ} C$ max Vos drift, 25 pA max Ibias, 1 mA/Amplifier, input to V-, RRO, 4.5 V to 36 V
ZJA3001-1/2/4	Single/Dual/Quad 36 V low bias current precision Op Amps	3 MHz GBW, 35 μV max Vos, 0.5 $\mu V/^{\circ} C$ max Vos drift, 25 pA max Ibias, 1 mA/Amplifier, RRO, 4.5 V to 36 V
ZJA3512-2	Dual/Quad 36 V 7MHz precision JFET Op Amps	7 MHz GBW, 35 V/µS SR, 50 µV max Vos, 1 µV/°C max Vos drift, 2 mA/Amplifier, RRO, 9 V to 36 V
ZJA3600/1	36 V ultra-high precision in-amp	CMRR 105 dB min (G=1), 25 pA max Ibias, 25 μ V max Vosi, gain error 1 ppm max (G=1), 3.3 mA lq, \pm 2.4 V to \pm 18 V, \pm 40 °C to 125 °C specified
ZJA3622/8	36 V low-cost precision in-amp	CMRR 93 dB min (G=10), 0.5 nA max Ibias, 125 μV max Vosi, 625 kHz BW (G=10), 3.3 mA lq, ± 2.4 V to ± 18 V
ZJA3611, ZJA3609	36 V ultra-high precision wider bandwidth precision inamp (min gain of 10)	CMRR 120 dB min (G=10), 25 pA max Ibias, 25 μ V max Vosi, 1.2 MHz BW (G=10), 3.3 mA lq, \pm 2.4 V to \pm 18 V, -40 °C to 125 °C specified
ZJA3676/7	Low power, G=1 Single/Dual 36 V difference amplifier	Input protection to ±65 V, CMRR 104 dB min, Vos 100 μ V max, gain error 15 ppm max, 500 kHz BW, 330 μ A/channel, 2.7 V to 36V
ZJA3100	15 V precision fully differential amplifier	145 MHz GBW, 447 V/ μ S SR, 16-bit settling time 50 nS, 50 μ V max Vos, 4.6 mA Iq, 3 V to 15 V, SOIC/MS-8, QFN-16
Voltage Referen	ice	
ZJR1004	40 V supply precision voltage reference	V _{OUT} = 2.048/2.5/3/3.3/4.096/5/10 V, 5 ppm/°C max drift -40 °C to 125 °C
ZJR1000	15 V supply precision voltage reference	V _{OUT} = 1.25/2.048/2.5/3/4.096/5 V, 5 ppm/°C max drift -40 °C to 125 °C
ZJR1001/2	5.5 V low power voltage reference	V _{OUT} = 2.048/2.5/3/3.3/4.096/5 V, 5 ppm/°C max drift -40 °C to 125 °C, ±0.05% initial
ZJR1003	(ZJR1001 with noise filter option)	error, 130 μA, ZJR1001/2 in SOT23-6, ZJR1003 in SOIC/MSOP-8
Switches and M	lultiplexers	
ZJG4438/4439	36 V fault protection 8:1/dual 4:1 multiplexer	Protection up to ±50 V power on & off, latch-up immune, Ron 270 Ω,14.8 pC charge injection, to 166 nS
ZJG4428/4429	36 V 8:1/dual 4:1 multiplexer	Latch-up immune, Ron 270 Ω,14.8 pC charge injection, ton 166 nS
Quad Matching	•	
adda materining		Mismatch<100 ppm, 10k:10k:10k, 100k:100k:100k:100k, 100k:10k:10k:10k,
ZJM5400	±75 V precision match resistors	1k:1k:1k:1k, 1M:1M:1M:1M, 5k:1k:1k:5k, 5k:1.25k:1.25k:5k, 9k:1k:1k:9k, ESD: 3.5 kV